lkml.org 
[lkml]   [2009]   [Oct]   [26]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [X86] PCI: Use generic cacheline sizing instead of per-vendor tests.
On Wed, 14 Oct 2009 16:31:39 -0400
Dave Jones <davej@redhat.com> wrote:

> Instead of the PCI code needing to have code to determine the
> cacheline size of each processor, use the data the cpu identification
> code should have already determined during early boot.
>
> (The vendor checks are also incomplete, and don't take into account
> modern CPUs)
>
> I've been carrying a variant of this code in Fedora for a while,
> that prints debug information. There are a number of cases where we
> are currently setting the PCI cacheline size to 32 bytes, when the CPU
> cacheline size is 64 bytes. With this patch, we set them both the
> same.
>
> Signed-off-by: Dave Jones <davej@redhat.com>

Applied this; had to fix up a few conflicts due to Tejun's recent CLS
improvements though...

--
Jesse Barnes, Intel Open Source Technology Center


\
 
 \ /
  Last update: 2009-10-26 21:41    [W:0.120 / U:0.364 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site