Messages in this thread | | | Date | Thu, 31 Jul 2008 21:58:50 -0700 | From | Jeremy Fitzhardinge <> | Subject | Re: [PATCH 2/2] x86: implement multiple queues for smp function call IPIs |
| |
Ingo Molnar wrote: > Yes on the 64-bit side we've had NUM_INVALIDATE_TLB_VECTORS (==8) for a > long time, but note that 64-bit is obviously for more modern CPUs. What > i'm mindful about (i'm not _that_ worried) are fragile APICs and unknown > erratas. >
Well, the whole exercise is only useful if you have a relatively large number of CPUs, which presumably means you have relatively modern APICs. If we set the number of queues to 1 for < 4 CPUs, would that avoid the problem APICs?
J
| |