[lkml]   [2008]   [Jun]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    Subject[patch 0/6] AMD C1E aware idle support
    AMD CPUs with C1E support are currently excluded from high resolution
    timers and NOHZ support. The reason is that C1E is a BIOS controlled
    C3 power state which switches off TSC and the local APIC timer. The
    ACPI C-State control manages the TSC/local APIC timer wreckage, but
    this does not include the C1 based ("halt" instruction) C1E mode. The
    BIOS/SMM controlled C1E state works on most systems even without
    enabling ACPI C-State control.

    The fact that a system has C1E support enabled is advertised in a MSR,
    but the time during boot when the C1E bit is set by the BIOS varies:

    1) Boot CPU has already C1E bit set
    2) Secondary CPU sets C1E bit
    3) C1E bit is set after ACPI C-State query

    Case #1 and #2 are covered by the current implementation, but case #3
    results in a complete system lockup due to missing timer
    interrupts. The current solution is to disable the local APIC timer
    and use the PIT in broadcast mode. This restricts the C1E enabled
    systems to periodic timer mode.

    The following patch series implements a C1E aware idle function which
    also covers the late C1E enablement (case #3):

    The function is selected during boot for CPUs which have possibly C1E
    support. The function checks the MSR which contains the C1E active
    bits before executing the halt instruction. When one of the C1E active
    bits is set, it makes the system C1E aware by enabling the timer
    broadcast mechanism for all CPUs. For high resolution timer and/or
    nohz enabled systems it calls the oneshot timer broadcast mechanism
    before executing the halt instruction. This is the same mechanism
    which is used in the ACPI C-State control for C2/C3 power states.

    On my C1E affected X2 box these patches reduce the wakeups/sec down to
    20 according to powertop.

    The patches work fine on systems which are not affected by the dreaded
    ATI chipset timer wreckage. On those which have the problem, the box
    needs help from the keyboard to continue working.

    The x86 changes for .27 contain a complete overhaul of the affected
    code, but this is out of scope for this patchset.

    For those who are interested to test those patches on top of 2.6.26-rc
    I extracted a patch and added it to the c1e series. It's available

    @Macej: I bisected your patches and the commit which solves the mysterious
    hangs is:

    x86: I/O APIC: timer through 8259A second-chance
    (7e3530cd98a0c6ab38f5898e855a5beffab26561 in linux-2.6-tip.git)

    That's the patch which you worried about possible impacts, but it
    seems that it actually fixes the stupid timer irq issue finally. I
    have tested it on various machines which had timer irq problems in the
    past and they all run smothly. Great work!




     \ /
      Last update: 2008-06-12 12:31    [W:0.034 / U:24.688 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site