[lkml]   [2008]   [May]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: HELP: Is writeq an atomic operation??
Moore, Eric wrote:
> On Friday, May 02, 2008 4:50 PM, Andi Kleen wrote:
>>> Here is a trace from pci express analyzer. I'm sending
>> With what CPU/chipset was that?
> I'm developing sas driver for next generation controllers. They should
> work at least on x86, x86_64, ia64, and ppc64. The host I was using for
> gathering that trace was x86_64 Intel Platform. Here is the lspci
> output:

I doubt the CPU was to blame. Probably the chipset split it up for some
reason. Did you check the data sheets?

At the CPU level writeq is simply a 64bit store on x86-64 Linux.


 \ /
  Last update: 2008-05-03 01:17    [W:0.073 / U:7.688 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site