lkml.org 
[lkml]   [2008]   [May]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectHELP: Is writeq an atomic operation??
Date
From
Is a 64bit write to MMIO registers an atomic operation when using the
writeq API?

My concern is when I send 64bit data via writeq, will it be sent out as
two 32 bit writes? If so, is it possible that another CPU be sending
the data at the same time. Meaning can I write the 1st 32bit data from
CPU-A, meanwhile CPU-B is writing his 32bit data at the same time, and
CPU-A didn't complete the full 64bit in one shot. If this could occur,
is there an API that I can use to make sure the entire data sent in one
atomic operation?


Here is a trace from pci express analyzer. I'm sending
0x0800010000000000 to the adress DD1400C0 using writeq. Notice that in
the TLP header it sent a 32bit Memory write with data length of two.

Trace follows:

Link Tra(597) Downstream 2.5(x1) TLP(1992) Mem MWr(32)(10:00000) TC(0)
TD(0)
_______| EP(0) Attributes(01) Length(2) RequesterID(000:02:0) Tag(8)
_______| Address(DD1400C0) 1st BE(1111) Last BE(1111) Data(08000100
00000000)
_______| VC ID(0) Explicit ACK(Packet #1195) Metrics # Packets(2)
_______| Time Stamp(0003 . 120 181 840 s)


\
 
 \ /
  Last update: 2008-05-03 00:43    [W:0.182 / U:0.592 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site