[lkml]   [2008]   [Feb]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: [ofa-general] Re: Demand paging for memory regions
    On Tue, Feb 12, 2008 at 02:41:48PM -0800, Roland Dreier wrote:
    > > > Chelsio's T3 HW doesn't support this.
    > > Not so far I guess but it could be equipped with these features right?
    > I don't know anything about the T3 internals, but it's not clear that
    > you could do this without a new chip design in general. Lot's of RDMA
    > devices were designed expecting that when a packet arrives, the HW can
    > look up the bus address for a given memory region/offset and place
    > the

    Well, certainly today the memfree IB devices store the page tables in
    host memory so they are already designed to hang onto packets during
    the page lookup over PCIE, adding in faulting makes this time

    But this is not a good thing at all, IB's congestion model is based on
    the notion that end ports can always accept packets without making
    input contigent on output. If you take a software interrupt to fill in
    the page pointer then you could potentially deadlock on the
    fabric. For example using this mechanism to allow swap-in of RDMA target
    pages and then putting the storage over IB would be deadlock
    prone. Even without deadlock slowing down the input path will cause
    network congestion and poor performance for other nodes. It is not a
    desirable thing to do..

    I expect that iwarp running over flow controlled ethernet has similar
    kinds of problems for similar reasons..

    In general the best I think you can hope for with RDMA hardware is
    page migration using some atomic operations with the adaptor and a cpu
    page copy with retry sort of scheme - but is pure page migration
    interesting at all?


     \ /
      Last update: 2008-02-13 00:55    [W:0.021 / U:0.220 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site