[lkml]   [2008]   [Nov]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRE: debugctl msr
>-----Original Message-----
>From: stephane eranian []
>Sent: Freitag, 21. November 2008 16:27
>To: Metzger, Markus T
>Cc: Markus Metzger; Ingo Molnar; Andi Kleen; Andrew Morton;
>Subject: Re: debugctl msr

>The absolute maximum MUST be at buffer+size+1 but the
>threshold can be anywhere
>between the start of the buffer and buffer+size. You had it set past
>the end of the buffer (at +1),
>therefore PEBS was not generating any interrupts.

The default is cyclic mode, which requires the interrupt threshold
to be outside of the buffer.

A request for interrupt mode should have got you -EOPNOTSUPP.

Absolute max should be one byte beyond the buffer, which
is base + size.

Intel GmbH
Dornacher Strasse 1
85622 Feldkirchen/Muenchen Germany
Sitz der Gesellschaft: Feldkirchen bei Muenchen
Geschaeftsfuehrer: Douglas Lusk, Peter Gleissner, Hannes Schwaderer
Registergericht: Muenchen HRB 47456 Ust.-IdNr.
VAT Registration No.: DE129385895
Citibank Frankfurt (BLZ 502 109 00) 600119052

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

 \ /
  Last update: 2008-11-21 17:13    [W:0.152 / U:8.132 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site