lkml.org 
[lkml]   [2007]   [Jul]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: blackfin - cmpxchg not atomic ?
Date
On Fri 20 Jul 2007 16:28, Mathieu Desnoyers pondered:
>
> I also don't like the comment in asm-blackfin/atomic.h :
>
> * Generally we do not concern about SMP BFIN systems, so we don't have
> * to deal with that.
>
> I have seen on the blackfin website that you actually sell a board with
> SMP. Why aren't you caring about it ?

Just because something is dual core - doesn't mean it is capable of true SMP.

The 2 blackfin cores on the BF561 have their own L1 cache, but the caches are
not coherent to the internal L2 (which is not cache, but just memory), or
external L3.

This precludes SMP where common memory must be addressed by both cores.

-Robin
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2007-07-23 19:23    [W:0.131 / U:0.252 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site