[lkml]   [2007]   [May]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: Fw: [PATCH] ia64: race flushing icache in do_no_page path
    On Tue, May 01, 2007 at 09:43:29PM +1000, Nick Piggin wrote:
    > Rohit Seth wrote:
    > >Caches on Itanium are physical. So, it doesn't matter what virtual address
    > >you use to flush a cache line, cache line containing specific physical
    > >memory will be flushed.
    > Really? I was under the vague impression that L1 i/d caches were virtual
    > and required this flushing... but I guess so long as the ISA says that
    > fc/fc.i flushes all caches corresponding to the physical address of the
    > provided virtual address, then that's what matters.

    The L1 caches on Itanium have interesting behavior. The cache lines
    are indexed by virtual address. But those L1 cache lines are invalidated
    whenever their corresponding L1 TLB entry is evicted or replaced.
    That means that old L1 icache lines will be invalidated by TLB changes
    even before a fc.i instruction flushed those icache lines. That would
    help make old kernels work on pre-montecito processors without correctly
    ordered fc.i instructions. The L1 icache was flushed by TLB inserts
    and the L2 icache was unified.

    fc.i is also defined to make an address coherent between data and
    instruction caches at all levels of cache. That handles the update of
    L1 icache lines during a st,fc.i,sync.i,srlz.i sequence.

    I see these details in section 6.1.1 of "Intel® Itanium® 2 Processor
    Reference Manual". But I haven't found them in a general Itanium
    Architecture reference.

    Mike Stroyan,
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2007-05-04 23:35    [W:0.021 / U:1.736 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site