[lkml]   [2007]   [Nov]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: enable dual rng on VIA C7
    Dave Jones wrote:
    > On Mon, Nov 26, 2007 at 06:02:39PM +0100, Udo van den Heuvel wrote:
    > > I did not know we are already that far ;-)
    > > I mean: can this patch be aplied without hurting C3/C7 CPU's with just
    > > one RNG? Maybe an expert needs to test/answer?
    > > Maybe some logic needs to be applied around the extra bit?
    >>From the padlock spec..
    > "SRC Bits[9:8] Noise source select (I): These bits control the two noise
    > sources on the processor that input bits to the accumulation buffers.
    > On Nehemiah processors prior to stepping 8, these bits are reserved
    > and undefined. The default RESET state is both bits = 0."
    > Something like this perhaps ?

    Yes, I think that's a big step in the right direction!

    But I am no expert and cannot really judge how necessary or correct the
    implementation is w.r.t. the 'undefined' function bits for CPU's that
    lack a certain feature.
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2007-11-27 17:11    [W:0.019 / U:2.908 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site