[lkml]   [2007]   [Oct]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: pci-disable-decode-of-io-memory-during-bar-sizing.patch

    > At that point, almost all the issues with mmconfig just go away, BECAUSE
    > NOBODY USES IT, so it doesn't matter if it's broken?

    We seem to slowly grow more uses of registers > 256, but yes it's still mostly
    non critical stuff.

    > The fact is, CONF1 style accesses are just safer, and *work*.
    > Can we please just do that?

    At least for the AMD GART IOMMU I would prefer if that was not done.
    It has a pci config space access in a time critical path (flush).
    And Family10h supports accessing the northbridge using mmconfig.

    I believe the tigon3 driver also does config space access frequently
    on some chips.

    Also there are still the old x86 Macs where conf1 doesn't work.

    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2007-10-30 19:53    [W:0.019 / U:69.480 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site