[lkml]   [2006]   [Sep]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectOpinion on ordering of writel vs. stores to RAM

    An issue has come up in the tg3 ethernet driver, where we are seeing
    data corruption on ppc64 machines that is attributable to a lack of
    ordering between writes to normal RAM and writes to an MMIO register.
    Basically the driver does writes to RAM and then a writel to an MMIO
    register to trigger DMA, and occasionally the device then reads old
    values from memory.

    Do you have an opinion about whether the MMIO write in writel() should
    be ordered with respect to preceding writes to normal memory?

    Currently we have a sync instruction after the store in writel() but
    not one before. The sync after is to keep the writel inside
    spinlocked regions and to ensure that the store is ordered with
    respect to the load in readl() and friends.

    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2006-09-09 04:07    [W:2.910 / U:0.472 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site