[lkml]   [2006]   [Sep]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: question regarding cacheline size
On Thu, Sep 07, 2006 at 02:33:25PM +0200, Arjan van de Ven wrote:
> >
> > So I think we should redo the PCI subsystem to set cacheline size during
> > the buswalk rather than waiting for drivers to ask for it to be set.
> ... while allowing for quirks for devices that go puke when this
> register gets written ;)
> (afaik there are a few)

So you want:

unsigned int no_cls:1; /* Device pukes on write to Cacheline Size */

in struct pci_dev?
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2006-09-07 14:43    [W:0.081 / U:0.856 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site