lkml.org 
[lkml]   [2006]   [Sep]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectRe: question regarding cacheline size
    From
    Date

    >
    > So I think we should redo the PCI subsystem to set cacheline size during
    > the buswalk rather than waiting for drivers to ask for it to be set.

    ... while allowing for quirks for devices that go puke when this
    register gets written ;)

    (afaik there are a few)



    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.kernel.org
    More majordomo info at http://vger.kernel.org/majordomo-info.html
    Please read the FAQ at http://www.tux.org/lkml/

    \
     
     \ /
      Last update: 2006-09-07 14:37    [W:4.353 / U:0.368 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site