lkml.org 
[lkml]   [2006]   [Sep]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: Flushing writes to PCI devices
From
Date
On Thu, 2006-09-21 at 13:56 -0700, Roland Dreier wrote:
> Bryan> Yes. If your device requires that writes to some locations
> Bryan> in MMIO space be performed in a specific order, you must
> Bryan> explicitly do this in your driver. Intel CPUs will flush
> Bryan> posted writes out of order, for example.
>
> Really? Just normal posted PCI writes without using MTRRs or
> write-combining or anything like that?

No, not normal writes, but if you're writing to an area where you've
enabled write combining, it will happen (but not IIRC on AMD x86_64
CPUs). Sorry for the lack of clarity.

<b

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2006-09-21 23:07    [W:0.036 / U:0.164 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site