Messages in this thread | | | Subject | Re: Flushing writes to PCI devices | From | Alan Cox <> | Date | Thu, 21 Sep 2006 19:45:56 +0100 |
| |
Ar Iau, 2006-09-21 am 11:14 -0700, ysgrifennodd Bryan O'Sullivan: > Yes. If your device requires that writes to some locations in MMIO > space be performed in a specific order, you must explicitly do this in > your driver. Intel CPUs will flush posted writes out of order, for > example.
According to the docs I have here if the pci target area is prefetchable/postwritable or has MTRRs set specifically to do this (eg video ram).
There is no ordering guarantee between PCI and main memory however.
Alan
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |