[lkml]   [2006]   [Sep]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: Uses for memory barriers
    Paul E. McKenney <> wrote:

    > 2. All stores to a given single memory location will be perceived
    > as having occurred in the same order by all CPUs.

    Does that take into account a CPU combining or discarding coincident memory

    For instance, a CPU asked to issue two writes to the same location may discard
    the first if it hasn't done it yet.

    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2006-09-12 19:19    [W:0.027 / U:2.032 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site