[lkml]   [2006]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: Memory barriers and spin_unlock safety
    On Friday 03 March 2006 15:06, Benjamin Herrenschmidt wrote:
    > The main problem I've had in the past with the ppc barriers is more a
    > subtle thing in the spec that unfortunately was taken to the word by
    > implementors, and is that the simple write barrier (eieio) will only
    > order within the same storage space, that is will not order between
    > cacheable and non-cacheable storage.

    I've heard Sparc has the same issue... in which case it may not be a "chip
    designer was too literal" thing, but rather it really simplifies chip
    implementation to do it that way.

    Hollis Blanchard
    IBM Linux Technology Center
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2006-03-03 22:21    [W:0.021 / U:0.436 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site