lkml.org 
[lkml]   [2006]   [Feb]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] Define wc_wmb, a write barrier for PCI write combining
Benjamin LaHaise wrote:
> On Tue, Feb 28, 2006 at 09:50:08AM -0800, Bryan O'Sullivan wrote:
>
>>The last 32-bit write triggers the chip to put the packet on the wire.
>>We make sure it happens after the earlier bulk write using a barrier.
>
>
> The barrier you're looking for is wmb() in asm/system.h, which is defined
> on both SMP and UP.

That will synchronize with other CPUs as well, which may not necessarily
be needed.

On PPC for instance, you could implement the desired semantics using
"eieio" (enforce in-order execution of IO). This is lighter weight than
a full "sync", which is what wmb() maps to.

Chris
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2006-02-28 19:25    [W:0.118 / U:0.476 seconds]
©2003-2014 Jasper Spaans. Advertise on this site