lkml.org 
[lkml]   [2006]   [Oct]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRe: AMD X2 unsynced TSC fix?
    Date

    > Nothing at all, or just the the low few bits are writeable? I had heard,
    > but never seen that some Intel CPUs only allowed 16 bits of writable bits
    > in the TSC MSR. I also heard of, but never saw, CPUs that cleared the TSC
    > to 0 on a write!

    Normally on Intel you can only write the first 32bits

    -Andi

    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.kernel.org
    More majordomo info at http://vger.kernel.org/majordomo-info.html
    Please read the FAQ at http://www.tux.org/lkml/

    \
     
     \ /
      Last update: 2006-10-28 11:55    [W:3.722 / U:0.128 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site