![]() | |||||||||||||
Messages in this thread |
On 10/21/06, Muli Ben-Yehuda <muli@il.ibm.com> wrote: > On Sat, Oct 21, 2006 at 09:00:17PM +0000, Linux Kernel Mailing List wrote: > Booting processor 1/4 APIC 0x1 > Initializing CPU#1 > Calibrating delay using timer specific routine.. 6339.07 BogoMIPS (lpj=12678150)CPU: Trace cache: 12K uops, L1 D cache: Initializing CPU#2 > Calibrating delay using timer specific routine.. 6339.11 BogoMIPS (lpj=12678228)CPU: Trace cache: 12K uops, L1 D cache: 16K > CPU: L2 cache: 1024K > CPU: Physical Processor ID: 3 > CPU: Processor Core ID: 0 > CPU2: Thermal monitoring enabled (TM1) > Intel(R) Pentium(R) 4 CPU 3.16GHz stepping 09 > lockdep: not fixing up alternatives. > Booting processor 3/4 APIC 0x7 > Initializing CPU#3 > Calibrating delay using timer specific routine.. 6339.20 BogoMIPS (lpj=12678401)CPU: Trace cache: 12K uops, L1 D cache: 16K > CPU: L2 cache: 1024K > CPU: Physical Processor ID: 3 > CPU: Processor Core ID: 0 > CPU3: Thermal monitoring enabled (TM1) > Intel(R) Pentium(R) 4 CPU 3.16GHz stepping 09 > Brought up 4 CPUs It seems it tried to initialize CPU2, before CPU1 is all set. current code still initialize CPU one by one, because there is some share data structure. YH - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ | ||||||||||||
| Last update: 2006-10-22 07:17 [from the cache] ©2003-2008 | |||||||||||||