lkml.org 
[lkml]   [2005]   [Dec]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [Perfctr-devel] Re: quick overview of the perfmon2 interface
Andrew Morton writes:
> > - All Itanium processors (Itanium, McKinley/Madison, Montecito)
> > - Intel EM64T/Xeon. Includes support for PEBS and HyperThreading (produced by Intel)
> > - Intel P4/Xeon (32-bit). Includes support for PEBS and HyperThreading
> > - Intel Pentium M and P6 processors
> > - AMD 64-bit Opteron
> > - preliminary support for IBM Power 5 (produced by IBM)
> > - preliminary support for MIPS R5000 (produced by Phil Mucci)
>
> Which achitectures does perfctr support? More, I think?

The sets are incomparable.

Intel P5 up to P4/Xeon/EM64T, though not P4's PEBS.
AMD K7 and K8.
X86 clones with performance counters (VIA C3 and Cyrix' P5-clones).
Any x86 with TSC. (Still useful for accurate time measurements.)
PPC32 (604 up to 74xx).
Any PPC32 with TB. (Still useful for accurate time measurements.)
POWER4/G5/POWER5 (done by David Gibson not me).

Preliminary ARM/XScale support is working but stalled due to
more pressing commitments and unresolved ARM platform issues.
(Some XScale/PXA drivers clobber the PMU registers for no good reason.)

UltraSPARC would be trivial to support, except (1) I don't have one,
and (2) they already have a primitive pre-historic perfctr facility.

/Mikael
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-12-20 12:45    [W:0.092 / U:0.300 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site