![]() | |||||||||||
Messages in this thread |
On Tue, Nov 15, 2005 at 02:05:24AM +0100, Andi Kleen wrote: > On Tuesday 15 November 2005 01:38, George Anzinger wrote: > > > Doesn't this depend on the atomic nature of the 64-bit read? If it > > is really two 32-bit reads one would need to do extra work to make > > sure the two parts belong together.> > Please take a look at the Subject. Still, the HPET doesn't necessarily have to be a 64-bit device. At least on AMD systems, where it's implemented in AMD8111 Thor, it's bundled together with other, 32-bit PCI devices like USB. On the other hand, the 8111 HPET doesn't implement a 64-bit conter, and it's likely that the Intel implementation in the northbridges (or *CH, as Intel prefers calling the things) is likely native 64-bit. -- Vojtech Pavlik SuSE Labs, SuSE CR - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ | ||||||||||
| Last update: 2005-11-15 08:52 [from the cache] ©2003-2008 | |||||||||||