lkml.org 
[lkml]   [2005]   [Oct]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectQuestion regarding x86_64 __PHYSICAL_MASK_SHIFT

Hello, Andi.

In include/asm-x86_64/page.h, __VIRTUAL_MASK_SHIFT is defined as 48
bits which is the size of virtual address space on current x86_64
machines as used as such. OTOH, __PHYSICAL_MASK_SHIFT is defined as 46
and used as mask shift for physical page address (i.e. physaddr >> 12).

In addition to being a bit confusing due to similar names but
different meanings, this means that we assume processors can physically
address 58 (46 + 12) bits, but both amd64 and IA-32e manuals say that
current architectural limit is 52 bits and bits 52-62 are reserved in
all page table entries. This currently (and in foreseeable future)
doesn't cause any problem but it's still a bit weird.

Am I missing something?

Thanks.

--
tejun
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-10-04 14:02    [W:0.054 / U:0.920 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site