[lkml]   [2003]   [May]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH] Mask mxcsr according to cpu features.
On Fri, May 09, 2003 at 04:24:17AM +0200, Andi Kleen wrote:
> On Fri, May 09, 2003 at 12:42:01AM +0000, paubert wrote:
> >
> > [CC'ed to x86_64 and ia64 maintainers because they might have the
> > same issues. For existing x86_64 processors, s/0xffbf/0xffff/ in
> > arch/x86-64/ia32/{fpu32,ptrace32}.c might be sufficient]
> >
> > With SSE2, mxcsr bit 6 is defined as controlling whether
> > denormals should be treated as zeroes or not. Setting it
> > no more causes an exception, but with the current code it
> > would be cleared at every signal return which is a bit harsh.
> >
> > The following patch fixes this (2.5, but easily ported to 2.4).
> x86-64 does it in a different way. It just handles the
> possible exception on FXRSTOR with an __ex_table handler.
> With that all the mxcsr masking can be dropped.
> It was already this way for 64bit programs,

I know, that's why I only listed files in the ia32 directory

> but the 32bit emulation still masks. I'm not sure I can
> change that - in theory it could break existing programs.

I only ask you to change the mask to reflect what the hardware
allows, not removing the masking, which could have more corner
cases side effects.

Clearing the DAZ bit of every 32 bit program as soon
as it receives a signal can't be right.

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:35    [W:0.050 / U:2.640 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site