lkml.org 
[lkml]   [2003]   [Mar]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: L2 cache detection in Celeron 2GHz (P4 based)
Date
Hello,

> Kernel doesn't seem to detect L2 cache in 2GHz Pentium4 based
> Celeron.
> Most likely it is working normally (BIOS detects it and no
> system speed
> is ok), but it's not shown in dmesg or /proc/cpuinfo.

Got the same problem...
You can also add that the L1 detection doesn't seem to be correct
either :
0K Instruction cache, and 8K data cache for L1... This is not much
for instruction, it seems it should be 12K...

Regards,
Paul

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:34    [W:0.130 / U:0.232 seconds]
©2003-2011 Jasper Spaans. Advertise on this site