lkml.org 
[lkml]   [2003]   [Jan]   [31]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: yenta-cardbus IRQ0
Date
On Friday 31 January 2003 08:50, you wrote:
> <quote who="Robert Bisping">
>
> > i have been trying to set up a cardbus card on my thinkpad 760ED for
> > about the last month and it keeps coming up with IRQ0 and telling me it
> > cant find a irq for pin A. what would be causing this and how do I
> > correct it i have already tried APCI and it does not work on my laptop
> > so that is no help. I have compiled SMP into the kernel though I dont
> > have a dual processor (of course) to gain the added functionality. I
> > have recompiled my kernel about 150 times with different setting hoping
> > it might just be a conflict in the kernel with no luck. I looked at the
> > yenta driver it's self and noticed that it accepts IRQ0 as a valid irq
> > but that appears to mean no irq at all. which config file would i use to
> > force it to set a irq?
> >
> >
> > Thanx for any assistanc you might give
>
> plz send an lspci -vv -xxx -s *your dev*
>
> what kernel are you using ?

i am using 2.4.18 and here is lspci00:02.0 CardBus bridge: Texas Instruments PCI1130 (rev 04)
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency: 168, cache line size 08
Interrupt: pin A routed to IRQ 0
Region 0: Memory at 10812000 (32-bit, non-prefetchable) [size=4K]
Bus: primary=00, secondary=01, subordinate=03, sec-latency=176
Memory window 0: 10000000-103ff000 (prefetchable)
Memory window 1: 10400000-107ff000
I/O window 0: 00004000-000040ff
I/O window 1: 00004400-000044ff
BridgeCtl: Parity- SERR- ISA- VGA- MAbort- >Reset+ 16bInt+ PostWrite+
16-bit legacy interface ports at 0001
00: 4c 10 12 ac 07 00 00 02 04 00 07 06 08 a8 82 00
10: 00 20 81 10 00 00 00 02 00 01 03 b0 00 00 00 10
20: 00 f0 3f 10 00 00 40 10 00 f0 7f 10 00 40 00 00
30: fc 40 00 00 00 44 00 00 fc 44 00 00 ff 01 c0 05
40: 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 20 30 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 83 72 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00:02.1 CardBus bridge: Texas Instruments PCI1130 (rev 04)
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency: 168, cache line size 08
Interrupt: pin B routed to IRQ 0
Region 0: Memory at 10811000 (32-bit, non-prefetchable) [size=4K]
Bus: primary=00, secondary=04, subordinate=06, sec-latency=176
Memory window 0: 10c00000-10fff000 (prefetchable)
Memory window 1: 11000000-113ff000
I/O window 0: 00004800-000048ff
I/O window 1: 00004c00-00004cff
BridgeCtl: Parity- SERR- ISA- VGA- MAbort- >Reset- 16bInt+ PostWrite+
16-bit legacy interface ports at 0001
00: 4c 10 12 ac 07 00 00 02 04 00 07 06 08 a8 82 00
10: 00 10 81 10 00 00 00 82 00 04 06 b0 00 00 c0 10
20: 00 f0 ff 10 00 00 00 11 00 f0 3f 11 00 48 00 00
30: fc 48 00 00 00 4c 00 00 fc 4c 00 00 ff 02 80 05
40: 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 33 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 20 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 82 72 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
\
 
 \ /
  Last update: 2005-03-22 13:32    [from the cache]
©2003-2011 Jasper Spaans