![]() | |||||||||||||
Messages in this thread |
Ulrich> Northwood P4's have one more bit in the CPUID processor info Ulrich> set: bit 31. Intel calls the feature PBE (Pending Break Ulrich> Enable). For the curious, from <http://www.aceshardware.com/forum?read=80030620>: Adrian> Bit 31 is PBE (Pending Break Enable) which you can find in the Adrian> latest P4 instruction manual (document 24547106, page Adrian> 159-162). To quote: 24547106> Pending Break Enable. The processor supports the use of the 24547106> FERR#/PBE# pin when the processor is in the stop-clock state 24547106> (STPCLK# is asserted) to signal the processor that an 24547106> interrupt is pending and that the processor should return to 24547106> normal operation to handle the interrupt. Bit 10 (PBE 24547106> enable) in the IA32_MISC_ENABLE MSR enables this capability. -JimC - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ | ||||||||||||
| Last update: 2005-03-22 12:32 [from the cache] ©2003-2008 | |||||||||||||