[lkml]   [2002]   [Sep]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: Info: NAPI performance at "low" loads
       From: (Eric W. Biederman)
    Date: 18 Sep 2002 11:27:34 -0600

    "David S. Miller" <> writes:

    > {in,out}{b,w,l}() operations have a fixed timing, therefore his
    > results doesn't sound that far off.

    I don't see why they should be. If it is a pci device the cost should
    the same as a pci memory I/O. The bus packets are the same. So things like
    increasing the pci bus speed should make it take less time.

    The x86 processor has a well defined timing for executing inb
    etc. instructions, the timing is fixed and is independant of the
    speed of the PCI bus the device is on.
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2005-03-22 13:25    [W:0.033 / U:0.412 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site