lkml.org 
[lkml]   [2002]   [Jun]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: question: i/o port 0x61 on x86 archs
On Sat, 8 Jun 2002, Ravikiran G Thirumalai wrote:

| I have a question regdg do_nmi routine in x86; what does location 0x61
| from inb(0x61) do? Is it something very well known in intel archs?

Yes, see any Intel PIIX or ICH chipset spec.
I'm looking at the 82801BA I/O Controller Hub 2 (ICH2)
spec., section 9.7.1.

Port 0x61 is the NMI status and control register.

--
~Randy

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:26    [W:0.053 / U:1.488 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site