[lkml]   [2002]   [Apr]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: [PATCH] Re: SSE related security hole

    On Sat, 20 Apr 2002, Andrea Arcangeli wrote:
    > I mean, if they change the registers layout, and so if they require a
    > different empty FPU state, they must as well add yet another bitflag to
    > enable SSE3, if they don't the chip isn't backwards compatible.

    I have unofficial confirmation from Intel that the way to architecturally
    initialize the FPU state is indeed something like

    memset(&fxsave, 0, sizeof(struct i387_fxsave_struct));
    fxsave.cwd = 0x37f;
    fxsave.mxcsr = 0x1f80;

    and the person in question is trying to make sure this is documented so
    that we won't be bitten by this in the future.


    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2005-03-22 13:25    [W:0.022 / U:3.976 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site