lkml.org 
[lkml]   [1999]   [Aug]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Setting MTRRs for K6

On Sun, 4 Jul 1999, Alan Cox wrote:

> > On a AMD K6 you are given only two mtrr's, so one will go to main memory
> > and the other to video ram. I'm not sure how the non-power of two memory
>
> The main memory on a K6 is handled seperately to the MTRR's. So you have
> one for the video, and one to mask out the mmio space (or one for video
> and one for texture maps)

Ok, colour me blonde, but I don't understand the masking out mmio space
should translate to wrt mtrr settings :-0

lspci says:
Interrupt: pin A routed to IRQ 9
Region 0: Memory at e7000000 (32-bit, prefetchable)
Region 1: Memory at de800000 (32-bit, non-prefetchable)
Region 2: Memory at de000000 (32-bit, non-prefetchable)
XF86 3.3.4 says:
(--) SVGA: PCI: Matrox MGA 1064SG rev 3, Memory @ 0xe7000000, 0xde800000
(--) SVGA: Linear framebuffer at 0xE7000000
(--) SVGA: MMIO registers at 0xDE800000
(--) SVGA: videoram: 4096k
I've got /proc/mtrr set thusly:
reg00: base=0xe7000000 (3696MB), size= 4MB: write-combining, count=1
What, if anything, should I be doing with the MMIO range?

Thanks,
--
Rick Nelson


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:53    [from the cache]
©2003-2011 Jasper Spaans. Advertise on this site