lkml.org 
[lkml]   [1999]   [Nov]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Inconsistent fixed MTRR settings in BP6
Erich Boleyn wrote:
> This means that the BIOS didn't set up the MTRRs (Memory Type Range
> Registers) in the same way for both CPUs.
>
> This is actually allowed in the MP BIOS definition. But it's kind of a
> rotten trick to play on someone if their OS doesn't know how to take
> care of it, as it usually ends up just making your system run pretty
> slow, but otherwise functionally correct.

Some combinations of different cacheability settings on x86 CPUs are
documented to deadlock the CPUs. Seems quite serious to me.

-- Jamie

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:55    [W:0.015 / U:0.300 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site