[lkml]   [1999]   [Jan]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: MSR/performance monitoring for PPro
Richard Gooch <> writes:
> Since I have your attention, I'd like to ask another question. Looking
> at table A1 I see event# 0x85 (ITLB_MISS), which appears to be
> instruction TLB misses. There doesn't seem to be a data TLB miss
> event. Am I misinterpreting the 'I' in "ITLB", or does the event I
> want not exist?

I think you're right, because it comes in the "Instruction Fetch Unit"

No, I can't find a corresponding DTLB miss event either, which is
especially odd because the Pentium does have one.

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:49    [W:0.031 / U:0.036 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site