lkml.org 
[lkml]   [1998]   [Sep]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Xe(n)on Re: buil yer own mb.
On Sun, 6 Sep 1998, Shannon Hendrix wrote:

>
> In message <Pine.LNX.3.96.980906124835.18531A-100000@z.ml.org>, Gregory Maxwell
> writes:
>
> > compairing it to the pentium pro. The differences between the PPro and the
> ^^^^^^^^^^
> Ispell munge that one too? :) :) :)

Didn't run this one through Ispell.. :)

> > Xeon are that the Xeon has twice the amount of l1 and upto 2megs of l2,
> > it's l1 is also 4way set assoiative not 2, and finally it has mmx. There
>
> Are you sure the PPro is not also 4way? I was told that was the reason it
> was able to do quad setups nicely while the PII and Pentium were not.

Lemme look.. That wouldn't have anything to do with quad setups though.
PII can't to quad because Intel wants to make lotsa $$$ just like why TX
cant cache more then 64 but hx could but couldn't do UDMA.

okay here's how it is:

Pentium: Has 2way I/D caches
PMMX: Has 4way I/D caches
PPro: Has 4way I cache and 2way data cache.
PII/Xeon: Has 4way I/D caches.



-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/faq.html

\
 
 \ /
  Last update: 2005-03-22 13:44    [W:0.050 / U:0.028 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site