lkml.org 
[lkml]   [1998]   [Apr]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: faster strcpy()
From
Date
>>>>> "RvR" == Rik van Riel <H.H.vanRiel@phys.uu.nl> writes:

RvR> Strictly speaking, the NexGens and the K6 are RISC processors
RvR> with an embedded x86 JIT compiler/interpreter.

With that definition the good old 6510 in a C64 is a RISC processor.
Remember microcode?

RISC is defined by the instruction set, not the implementation. A
processor using the x86 instruction set can never be RISC, no matter
the implementation



Benny

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu

\
 
 \ /
  Last update: 2005-03-22 13:42    [W:0.069 / U:0.240 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site